PCIe lane sharing happens when you have components in the PCIe slots and they're using up all the PCIe lanes your CPU ...

This DSP architecture balances a high performance processor core with high performance buses, program memory (PM) and data memory (DM). In the core, every instruction can execute in a single cycle.