News
New PCI bridge and memory controller cores take connectivity to board level for user-customizable processor Elstree, UK, 03 December 2001 -- New PCI host bridge and memory controller interface ...
It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/sec bus. The MCH chip supports memory and AGP, while the ICH chip provides connectivity for PCI ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback