PS: I'm glad I haven't had to code VHDL since undergrad. Verilog is so much nicer on the eyes once you're used to it.